Time: 5 Hours		lours Wax Warks: d	Max Marks: 80	
N.B	1) (	Question No.1 is compulsory		
11.1		Solve any three questions from the remaining questions.		
		Assume suitable data if necessary.	Z.	
	0) !	Assume surance cana it necessary.		
1		Solve any four of the following	20	
	(a)	Compare Bus based approach SoC and NoC		
	(b)	Illustrate all types of Pipeline Hazards		
	(c)	State ways to reduce data dependencies		
	(d)	Explain the basic SoC model with a neat diagram		
	(e)	Explain Virtual Component Interface (VCI)		
			D.	
2	(a)	Explain the memory address translation mechanism in caches, explain the concept of TLB in translation	10	
	(b)	With respect to cache organizations explain the multilevel cache systems	10	
		and limits on cache size		
			7,	
3	(a)	With respect to interconnects Explain the NoC based approach and its	10	
		advantages over the bus-based approach		
	(b)	Explain the AMBA and core connect interconnect strategies, also	10	
		elaborate on which interconnect strategy is suitable for what application		
3	4		4.0	
4	(a)	What is the superscalar processor, explain with diagram and explain an	10	
	2	application of the superscalar processor	10	
	(b)	With a detailed diagram explain the pipelined architecture of processor	10	
5	(0)		10	
5	(a)	Explain the design trade-off triangle, how does it apply to SoC	10	
	(b)	What are reconfigurable processors and instructions	10	
	(0)	what are recomingulation processors and instructions	10	
6		Write short notes on any Four.	20	
	A.	I. Vectored Processors		
	100 A	II. Cache Write Policies		
		III. Processor Selection Criteria		
7		IV. Bus Arbitration		
		V. eDRAM for SoC		
	ST			

41164