University of Mumbai Examination Summer 2022

Program: BE Electronics Engineering

Program No.: 1T01136

Name of the Examination: T.E. (Electronics Engineering) (SEM-VI)

(Choice Base Credit Grading System) (R- 19) (C Scheme)

Subject (Paper Code):89368 // Digital Design with Reconfigurable Architecture (DLOC)

Time: 2-hour 30 min

Max. Marks: 80

Note:- Choose the correct option for the following questions. All the questions are compulsory and carry equal marks.				
Q1.	If the declarative part in the architecture of a half adder is as below, identify the type of architecture. component XOR2 port (X,Y:in BIT, z: out BIT); end component; component AND2 port (L,M:in BIT, z:out BIT); end component;			
Option A:	behavioral			
Option B:	structural			
Option C:	dataflow			
Option D:	mixed Design			
Q2.	Which flipflop does possess the following state diagram? 1X 0X 0 1X			
Option A:	JK flip flop			
Option B:	T flip flop			
Option C:	SR flip flop			
Option D:	D flip flop			

Q3.	Which Method is not a State Reduction Technique?		
Option A:	Implication Chart Method		
Option B:	Inspection Method		
Option C:	Partition Method		
Option D:	One-Hot Encoding Method		
•	2,52,4,4,5,4,4,8,8,9,0,2,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8		
Q4.	process (clk) variable A,B,C,D: std_logic:= '0'; begiin if clk'event and clk='1' then A <= Sin: B <= A; C <= B; D <= C; end if; Pout <= A&B&C&D end process In the above code, if input signal Sin = '1' then at the end of 1 cycle at clk, the output Pout will be		
Option A:			
Option B:	0001		
Option C:	1000		
Option D:			
орион В.	V		
Q5.	Which among the following state machine notations are generated outside the sequential state machine?		
Option A:	Input variables		
Option B:	Output variables		
Option C:	State variables		
Option D:	Excitation variables		
80 KR0			
Q6.	In VHDL an attribute, S'LAST_EVENT returns		
Option A:	Boolean value TRUE or FALSE		
Option B:	Bit '1' or '0'		
Option C:	Last value of S		
Option D:	the time since the last event on signal S		
366000	20 4 K C X 2, 8 B C X 8		
Q7.	Which of the following is the correct sequence of steps of Digital design with FPGA?		
Option A:	Design Entry, Mapping, Place and route, Simulation, Bit stream generation, Synthesize		
Option B:	Design Entry, Simulation, Synthesize, Mapping, Place and route, Bit stream generation		
Option C:	Bit stream generation, Design Entry, Simulation, Synthesize, Mapping, Place and route		
Option D:	Simulation, Synthesize, Design Entry, Place and route, Mapping, Bit stream generation		

Q8.	What does an arrow indicate in the schematic format of process statement given below?	
	ma: Process (a,b,c,d_ in) Variable m_tmp:bit_vector(7 down to zero):="00000000", Begin div_tmp:= a/b; diff<=div_tmp- c-d_in; End process	
Option A:	Variable declaration	
Option B:	Process body	
Option C:	Process label	
Option D:	Sensitivity List	
Q9.	Characteristic equation of J-K flipflop is	
Option A:	$Q_{n+1} = Q'_n J + Q_n K'$	
Option B:	$Q_{n+1} = Q_n J + Q'_n K'$	
Option C:	$Q_{n+1} = Q_n J' + Q_n K$	
Option D:	$Q_{n+1} = Q'_{n}J' + Q_{n}K$	
Q10.	Which mode in VHDL allows to make the signal assignments to an output port while preventing it from reading?	
Option A:		
Option B:	INOUT A SACRET STATE OF THE SACRET STATE STATE OF THE SACRET STATE S	
Option C:	OUT A CARE SOLVE OUT	
Option D:	BUFFER	

Q.2	Answer any Two questions out of Three (10 marks each)		
A	Write a VHDL code that divides the Clock frequency by 10.		
В	i)Write a VHDL code of T flipflop. ii)Using T flipfop as a component write a code for 4 bit asynchronous counter.		
C	Write a VHDL code for serial adder.		

Q.3	Solve any two questions out of Three	(10 marks each)
A	Write short notes on the following:	
	i) Clock management in FPGA.	
	ii) Operators used in VHDL with examples	
B	i) Explain Booth Multiplication with example.	
	ii)Write a VHDL code for Booth's multiplier.	
C	Explain SRAM based FPGA architecture in detail.	

