TE-SEM II (R-2012) - EXTC (CBSQS)

**N.B.**:

**QP Code: 6491** 

Uls J Desryn.

(3 Hours)

(1) Question No. 1 is compulsory. Solve any three from the remaining

[ Total Marks: 80

		five questions.	
		(2) Figures to right indicate full marks.	
		(3) Assume suitable data if required and mention the same in the answer sheet.	CAZ,
		sileet.	,
1.	Sol	ve any five from the following	20
1.2	a)	Explain Level 1 and Level 2 MOSFET model used in circuit simulator	
	b)	In 2 input CMOS NAND gate all PMOS transistors have $\left(\frac{W}{L}\right) > 20$ and all	
		NMOS transistors have $\left(\frac{\mathbf{W}}{\mathbf{L}}\right)_{n} = 10$ . Draw its equivalent CMOS inverter	
		and find size of PMOS and NMOS transistor in the equivalent inverter circuit.	
	c)	What are advantages & disadvantages of dynamic logic circuit.	
	d)	Why sense amplifier is used in memory circuit. Explain its working.	
	e)	How low power circuit is designed through voltage scaling.	
× 0.4	f)	Explain hot carrier effect in short channel MOSFET.	1
0	-	Common anisting localisms to a 20 to 11 to 12 to 15 to	
2.	a)	Compare resistive load inverter, saturated load inverter and CMOS inverter	10
	1.	on the basis of Noise margins, power dissipation, area and delay.	
•	<b>b</b> )	Draw 2 input CMOS NOR gate and using equivalent inverter approach and	10
1.7	-	derive expression for $V_{DL}$ , $V_{OL}$ and $V_{OH}$ .	
_ 3.	a)	Design clocked Der and implement using standard CMOS logic style.	10
	b)	Draw layout of six transistor CMOS SRAM using lambda rule.	10
4.	a)	Explain 4-bit x 4-bit array multiplier with the help of necessary hardware for the generation and addition of partial product.	10
	b) .	Explain 4-bit array multiplier with the help of necessary hardware for the generation and addition of partial product.  Why ESD protection is required for CMOS chips. Explain various techniques of ESD protection.  [TURN OVER]	10
	SITIST	[TURN OVER	
a Alex			
~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~		The second secon	
OP.			
SPT	M	D-Con12063 -15	
٠,			

- Jest using

  logic style

  Jest style

  Jon Gate logic

  Afterent types of MOSFET scaling? Explain advantages and the largest of each using appropriate equations.

  At notes on any four

  3T-DRAM cell

  ii) Clock distribution in VLSI system

  iii) Barrel shifter

  iv) C'MOS logic style

  y) 1-bit shift register

  And Andrew An