

(3 Hours)**Total Marks: 80****N.B.: (1) Question No. 1 is compulsory.****(2) Solve any three from remaining five questions.**

- Q1. a) Compare FPGA and CPLD
b) Draw carry circuit for 3-bit CLA adder using MOS
c) Draw layout for inverter using lambda rules
d) Draw D flip flop and write HDL program for it
e) Explain clock distribution scheme
- Q2. a) Implement full adder circuit using CMOS
b) Design circuit for 4-bit Carry skip adder
c) Implement $Y = \overline{AB} \cdot (\overline{C} + \overline{DE})$ using following design styles
 1) Static CMOS 2) Dynamic CMOS 3) Clocked MOS(C2MOS) 4)Pseudo NMOS
- Q3. a) Draw 4-BIT ripple carry adder using Full adder and Write program for it using HDL
b) Design Sum of absolute differences using RTL design technique. Draw HLSM, Datapath , Interface and Controller FSM
- Q4. a) Explain SRAM and its operation with proper diagram
b) Draw 4x4 bit NOR based ROM array to store the following data in respective memory locations

Memory Address	Data
1000	0111
0100	0101
0010	0110
0001	1001

- Q5. a) Design RTL for Serial FIR filter. Draw HLSM, Datapath and FSM
b) Implement clocked J-K latch using CMOS and draw layout for it using Lambda design rules
- Q6. Write short notes
(a) ESD Protection
(b) Clock Generation
(c) Interconnect delay model
(d) Flash Memory
