Q.P. Code :10650

	[Time: 5 Hours]	. 60]
	Please check whether you have got the right question paper.	
	N.B: 1. Question No. 1 is compulsory.	200
	2. Attempt any three questions from remaining five questions.	90
	3. Assume suitable data where required.	
	4. Figures to the right indicate full marks.	
0 1		
Q.1	(solve Any 4)	0.5
	a] Compare NMOS & CMOS technology in VLSI design.	05
	b] Implement the following function using Dynamic CMOS logic.	US
	$Y = \overline{A(B+C)}$	05
	c] Compare Ripple carry adder with CLA.	05
	d] Explain working Principle of flash memory.	
	e] Explain importance of low power design.	05
Q.2	a] Compare the full scaling & constant voltage scaling models of MOSFETS. Demonstrate the effects of scaling	10
	on the area, delay, power consumption and current density of the device	
	b] Explain transfer characteristics for NMOS. Inverter showing different regions. What is the effect of variation	10
	in W/L ratio?	
Q.3	a] Draw 1T DRAM cell and explain it's write, read, hold & refresh operation.	10
	b] Explain scheme for multiplication of 101*010.	10
Q.4	a] Explain various techniques of clock generation & clock distribution.	10
	b] Consider a CMOS Inverter circuit with following parameters.	10
	$V_{DD} = 3.3 \text{v}.$	
	$V_{To,n} = 0.6 \text{ v}.$	
	$V_{To,p} = -0.7 \text{v}.$	
	$K_n = 200 \mu\text{A} V^2$	
	$K_p = 80 \mu$ A $ V^2 $	
	Calculate noise Margins of the circuit Consider $K_R = 2.5 \& V_{To,n} \neq V_{To,p}$.	
Ś		
Q.5	a] Draw JK Flip Flop using. CMOS and explain the working.	10
	b] Draw CLA (carry lookahead adder) carry chain using dynamic CMOS logic.	10
Q.6	Write Short notes on (any three)	20
	a] Latch up in CMOS	
	b] Sense Amplifier.	
	c] Interconnect scaling.	
	d] 4*4 Barrel Shifter.	
1,0		
	A DOTAL ASSAURT HIS YEAR POOR IN THE WAY AND A SAURT WAY WAY AND A SAURT WAY AND A SAURT WAY WAY WAY AND A SAU	