QP Code: 5043

(3 Hours)

[Total Marks: 80

- N.B. (1) Question No. 1 is compulsory.
 - (2) Solve any three questions from remaining questions.
 - (3) Assume suitable data if necessary.
- 1. Solve any four of the following:—
 - (a) Explain the effect on drain current due to channel length modulation and velocity saturation.
 - (b) Implement using CMOS inverters.

 $F = \overline{A \cdot B} + C$

- (c) Draw voltage transfer characteristic for CMOS inverter and explain all regions. 5
- (d) Give the read and write stability criteria for 6T RAM if the pull up transistors and replaced by resistors.
- (e) Explain low power design considerations.

5

2. (a) Compare pass transistor logic, NMOS logic and CMOS logic.

10

- (b) For equal rise and tall delay five assume $\mu_n = 2 \mu_p draw$ an inverter equivalent circuit of 10 3 i/p NAND and 2 i/p XOR.
- 3. (a) Compare constant voltage and constant field scaling with their merits and demerits. 10
 - (b) Write short note on clock generation, stabilization and distribution.

10

- 4. (a) Explain concept of carry look ahead adder with equation and how does it achieve better 10 speed compared to ripple carry Adder.
 - (b) Consider a CMOS inverter with following parameters

10

Nmos V to,
$$n = 0.6$$
 V μ_n Cox = 60 μ A / V^2 and $\left(\frac{W}{L}\right)_n = 8$

p mos V to, p = -0.7 V
$$\mu_n$$
 Cox = 25 μ A / V² and $\left(\frac{W}{L}\right)_p = 12$

Calculate the noise margin and switching threshold (V_{Th}) of this circuit, $V_{DD} = 3V$.

5. (a) Implement 4: 1 multiplexer using pass transistor logic.

10

(b) Explain concept of charge sharing and charge leakage.

10

QP Code: 5043

- 6. Write a short notes on any three of the following:—
 - (a) Sense amplifier
 - (b) Array multiplier (4×4)
 - (c) CMOS Latch up and it's prevention.
 - (d) Resistance and capacitance estimation.

20