Sem-III Digital Electronics.

INST /14-05-15

QP Code: 4845

				// *
		(3 Hours) [Total Marks	: 80	wi de
N.B.	(1) (2) (3)	Question no. 1 is compulsory Attempt any three questions from the remaining Assume suitable data if necessary.	. (0.0
1.	Solve:	_		20
	(a)	Prove that $L.(M + \overline{N}) + \overline{L}.\overline{P}.\overline{Q}. = (L + \overline{P}.Q)(\overline{L} + M + \overline{N})$,
	(b)	Implement $f(ABC) = \Sigma m(1, 2, 5)$ using 4:1 mux.		
	(c)	Compare synchronous and asnchronous counter.		
	(d)	What is race around condition? How to avoid it?		
2.	(a)	Design half adder using logic gates		5
	(b)			5
	(c)	For the given logical equation,		10
		F = AB + AC + C + AD + ABC		10
		(i) Design k-map		
		(ii) Express is standard SOP equation.		
		(iii) Minimize and realize the above equation using NOR gate on	ly.	
3.	(a)	Realize the following using 16: 1 MUX and only one 8: 1 MUX		10
		$f(A, B, C,D) = \sum m(2, 3, 5, 7, 9, 11, 15)$		10
	(b)	What is shift register? Explain the working of 4 bit bidirectional shift		10
		register.		
4	/- N			
4.	(a)	Convert JK Flip to T-Flip flop and D-Flip Flop		10
	(b)	Design 4 bit Binary to Gray code converter.		10
5.	(a)	Design MOD-6 synchronous counter using JK Flip Flop		
	(b)			10
	7-2	rader doing binary adderre 1485		10
6. W	rite not	e on(any four):-		20
		De morgan's Theorem		20
	(b)	Noise margin and fanout digital Ic's		
		PAL and PLA		
	(d)	ALU		
	(e)	Priority encoder		
	(f)	Johnson counter.		