Q.P. Code :10402

[Time: 3 Hours] [Marks:80] Please check whether you have got the right question paper. N.B: 1. Question No.1 is Compulsory 2. Solve any three from the remaining five questions. 3. Draw neat logic diagram and assume suitable data wherever necessary. Q.1 a. Two inputs TTL NAND gate 05 b. Explain ring counter 05 c. Draw truth table and logic diagram of Full Subtractor using half Subtractors and gates 05 d. Explain the characteristics parameters of logic families 05 a. Analyze the clocked synchronous machine given below. Write excitation equations, Q.2 10 excitation/transition table and state/ output table (Use state names A-D for Q1-Q-2=00-11) Qo Dı Qı \bar{Q}_{\circ} $\overline{Q_1}$ CLK b. Design 1 digit BCD adder using IC 7483 and perform (1010)_{BCD}+(1100)_{BCD} 10 a. Design a mealy sequence detector to detect----0100---- using D flip-Flops and logic gates Q.3 10 b. Design a circuit with optimum utilization of PLA to implement the following functions 10 $P=\Sigma m (1,3,8,10,10,15)$ $Q=\Sigma m(0,1,5,7,9,12,14)$ $R = \Sigma m(0,2,5,8,9,11)$ Q.4 a. Implement following function using 4:1 MUX and NAND gates 10 $P(A,B,C,D)=\Sigma m(1,2,6,7,8,10,13,14)$ b. Explain IC 74194 working in detail with applications 10 Q.5 a. Use K-map to reduce following function and then implement it by NOR gates. 10 $F=\pi M(0,1,4,7,8,11,12,14)+d(2,5,6)$ b. Eliminate redundant states and draw the reduced state diagram 10 Present Next State Output state X=0X=1Y B C 1 A D C 0 B F C E 0 D E В 1 E В C 1

Q.P. Code :10402

20

Q.6 Write short notes on any three

- 1. Master slave JK Flip Flop
- 2. Write a VHDL code for full adder
- 3. Stuck at '0' and '1' faults
- 4. CPLD and FPGA architecture block diagram

