SE/Sem III/CBSGS/ETRX/DCD/7-12-2017

QP CODE: 22982

(3 Hours)

Marks: 80

NB: (1) Question No.1 is com

- (2) Out of remaining questions, attempt any three questions.
- (3) Assume suitable data, wherever necessary.
- 1. (a) Draw Master slave JK flip flop
 - (b) Describe ring counter operation with the help of logical diagram
 - (e) Use half subtractors and gates to realize the Full Subtractor
 - (d) Compare Moore and Melay machines
- 2. (a) Design 2 bit comparator and draw its logical diagram
 - (b) Design 1 digit BCD adder using IC 7483 and perform (0011) BCD + (1100) BCD 10
- 3. (a) Use 4:1 MUX and gates to implement the following function $Y(P,Q,R,S) = \sum_{i} m(0,3,4,6,9,11,12,14,15)$
 - (b) Explain the working of shift register IC 74194 in detail with applications.
- 4. (a) Design a mealy sequence detector to detect —1001— using D flip-flops and logic 10 gates
 - (b) Design a circuit with optimum utilization of PLA to implement the following 10 functions.

$$A = \sum m(1, 2, 6, 8, 11, 13, 15)$$

$$B = \sum m(0, 3, 5, 8, 9, 12, 14)$$

$$C = \sum m(0, 2, 4, 7, 10, H)$$

- 5. (a) Use K-map to reduce following function and then implement it by NOR gates. 10 $F = \pi M(1, 2, 4, 7, 8, 11, 13, 15) + d(0, 5, 9)$
 - (b) Eliminate redundant states and draw the reduced state diagram.

Present State	Next State		Output
	X = 0	X = 1	Y
A	В	D	1
B	C	E	0
C	E	F	1
D	E	В	0
E	D	C	0
F	В	D	1

6. Write short notes:

20

10

10

- (a) Universal shift register
- (b) Johnson 4-bit counter
- (c) Stuck at '0' and '1' faults
- (d) Explain the characteristics parameters of logic families.