

06/2016

Logic Circuits

(21)

SE/IV/CBGS/BM/LC
QP Code: 534600

(3 Hours)

| Total Marks : 80

- N.B.:** (1) Question No. 1 is compulsory.
 (2) Attempt any 3 out of remaining 5 questions
 (3) Figures to the right indicates full marks.
 (4) Assume suitable data wherever it is necessary.

1. Solve any four:-

- (a) Design half adder using NOR gates
- (b) Derive characteristic equation of JK F/F
- (c) State and prove De-Morgan's theorem.
- (d) What are reflective codes?
- (e) Convert JK F/F to D Flip Flop.

20

2. (a) Design synchronous mod 4 Up/Down counter using JK F/F 10
 (b) Draw and explain 2i/p TTL NAND gate. What are salient features of TTL family 10

3. (a) Design Gray($G_3 G_2 G_1 G_0$) to Binary ($B_3 B_2 B_1 B_0$) Converter 10
 (b) What is a race around condition in SR F/F 5
 (c) Design 32:1 multiplexer using two 16:1 multiplexers. 5

4. (a) Design a 2 bit multiplier ($A_1 A_0$) with ($B_1 B_0$) 10
 (b) Explain why NAND and NOR gates are called universal gates? 2
 (c) Design following gates:-
 (i) EX-OR using NAND
 (ii) EX-NOR using NOR

10
2
8

5. (a) Explain operation of 1:4 demultiplexer 5
 (b) Prove $BC + \bar{A}\bar{C} + AB + ECD = BC + \bar{A}\bar{C}$ 5
 (c) Design a BCD to seven segment decoder for common cathode using logic circuits 10

6. Write short notes on any four:- 20
- (a) Bidirectional shift register
 - (b) Hazards in combinational circuits
 - (c) Counter ICs
 - (d) Positive and Negative edge triggering
 - (e) Design a 3 bit even parity generator