QP Code: NP-19842

(3 Hours)

22

[Total Marks: 80

	N.	B.: (1) Attempt any four questions from six questions.	4
		(2) Figures to the right indicate full marks.	
1.	Answer the following questions:—		20
		(a) Convert J-K Flip Flop to T FlipFlop	,
		(b) Design a half subtractor with only NAND gates	
		(c) Why is Excess-3 called a self-complementing code	
	5,1	(d) What do you understand by positionally weighted codes	
		(e) State and prove 'DeMorgan's Theorem'.	•
2.	(a)	Design the following gates:-	R
		(i) NOR using NAND	J
		(ii) NAND using NOR	
	(b)	Design Gray (G ₃ G ₂ G ₁ G ₀) to Binary (B ₃ B ₂ B ₁ B ₀) converter	12
3.	(a)	Explain the following:-	0
		(i) Standard and non-standard sop forms	8
		(ii) Standard and non-standard pos forms	
	(b)	Design a 2 bit multiplier (A, A, with B, B,)	0
	(c)	Explain hazards in combinational circuits.	0
<u>.</u>			4
4.	(a)	Design 32: 1 Multiplexer using two 16: 1 multiplexers.	5
	(b)	Draw and explain 2 input TTL NAND gate. What are salient features of TTL family	10
	(c)	Explain bidirectional shift register	5
			J ,
5.	(a)	Design synchronous mod 4 up-down counter using JK Flipflop	10
	(b)	Explain the operation of S-R FlipFlop using NAND gates. What is a race	10
•		around condition.	10

6.	Wri	te short notes on :-	20
III par		(1) Hamming code	~ ~
,	F	(2) Quine McClusky's technique	
		(3) Counter ICS	9
		(4) Shaft position encoding.	