3-Dec-18

59261

			(3 Hours) [Total Marks: 80]	
N.B. :		.:	 Question No.1 is compulsory. Attempt any three from the remaining five questions. Answer to sub-questions should be grouped together. 	
	Q1.	(a)	What are multiplexers? Devise a 4:1 multiplexer using basic gates.	(05)
		(b)	Discuss the role of MAR and MBR in instruction execution.	(05)
		(c)	Simplify the circuit represented by the following expression using Karnaugh's Map $F(A, B, C, D)=\Sigma(1,3,7,8,10,12,14)+d(5,11,15)$	(05)
		(d)	Discuss the working of R-S flip flop.	(05)
	Q2.	(a)	What are cache memories? Explain the organisation of cache memory in detail.	(10)
		(b)	Discuss the basic functions of a Control Unit. Explain the organisation of a control unit with its block diagram.	(10)
	Q3.	(a)	What is instruction pipelining? Explain the Six Stage Instruction pipelining with an example. Comment on, how are branches handled.	(10)
		(b)	Explain the Organisation of an I/O module. Discuss the Interrupt Driven I/O and DMA techniques.	(10)
	Q4.	(a)	What are RAID's? Explain all RAID levels with appropriate diagrams. List the advantages and disadvantages of each RAID level.	(10)
		(b)	Discuss various addressing modes used in instruction design. Give relevant examples of each.	(10)
	Q5.	(a)	What is a Bus? Explain various bus interconnection structures.	(10)
S X S X		(b)	Discuss memory hierarchy in brief. Explain in detail the structure and working of SRAM.	(10)
	Q6.	C	e short notes on <u>any four</u> of the following Binary Counters	(20)
o V	3000	10	Flynn's Taxonomy	
Ę	20 00 o		RISC v/s CISC	

(e) Instruction Cycle State Diagram.

(d) Full Adder