(3 Hours)   **[Total Marks : 80]**

N.B. :   1) Question No.1 is **compulsory.**

2) Attempt any **three** from the remaining five questions.

3) Answer to sub-questions should be grouped together.

Q1. (a) What are multiplexers? Devise a 4:1 multiplexer using basic gates. (05)

(b) Discuss the role of MAR and MBR in instruction execution. (05)

(c) Simplify the circuit represented by the following expression using (05)
Karnaugh's Map
$F(A, B, C, D)=\Sigma(1,3,7,8,10,12,14)+d(5,11,15)$

(d) Discuss the working of R-S flip flop. (05)

Q2. (a) What are cache memories? Explain the organisation of cache (10)
memory in detail.

(b) Discuss the basic functions of a Control Unit. Explain the (10)
organisation of a control unit with its block diagram.

Q3. (a) What is instruction pipelining? Explain the Six Stage Instruction (10)
pipelining with an example. Comment on, how are branches
handled.

(b) Explain the Organisation of an I/O module. Discuss the Interrupt (10)
Driven I/O and DMA techniques.

Q4. (a) What are RAID's? Explain all RAID levels with appropriate (10)
diagrams. List the advantages and disadvantages of each RAID
level.

(b) Discuss various addressing modes used in instruction design. Give (10)
relevant examples of each.

Q5. (a) What is a Bus? Explain various bus interconnection structures. (10)

(b) Discuss memory hierarchy in brief. Explain in detail the structure (10)
and working of SRAM.

Q6. Write short notes on **any four** of the following (20)
(a) Binary Counters
(b) Flynn's Taxonomy
(c) RISC v/s CISC
(d) Full Adder
(e) Instruction Cycle State Diagram.

_____