BE/Sem VII/CBSGS/ETRX/ICT/ND-17

Q.P. Code: 25912

	Time: 3 Hours		Max Marks: 80	
	N.B.	 Question No.1 is compulsory Solve any three questions from t Assume suitable data if necessar 	he remaining questions.	
Q.1.	Solve any four of the following			
(a)	What	are the pros and cons of ion implanta	tion vs diffusion?	5
(b)	Explain the difference between Dry Etching and Wet Etching			5
(c)	Explain High K and Low K dielectrics with application of each.		5	
(d)	Explain difference between SOI Finfet and Bulk Finfet		5	
(e)	Describe the SIMOX Method for fabrication of SOI			5
Q.2 (a)	Explai	n Czochralski method for silicon Cr	vstal growth. What are its advantages?	10
Q.2(b)	Explai	n Interstitial and Substitutional diffi	ision process with example	5
Q.2(c)	Explain predeposition and drive in step in diffusion process			5
Q3.(a)	Explain the difference Between Positive Photo resist and Negative Photo resist.		oto resist and Negative Photo resist.	5
Q.3(b)		ntiate between Schottky contacts ar		5
Q3 (c)	What is the significance of Design Rules? Draw layout for two input CMOS NOF gate using lambda (λ) based design rule.			10
Q.4(a)	What is	LOCOS? Why it is required in CM iding problems in LOCOS.	OS Process. Explain technology solution	10
Q.4(b)	Develo	p the equations to describe the oxida	tion process (Deal-Grove Model).	10
Q.5(a)	Explair CMOS	the fabrication Process steps along Inverter using N-well Process	with vertical cross-sectional view for	10
Q.5(b)	With t		ribe Hayness-Schokly experiment for	10
Q,6	(a) The (b) Fab (c) Elec (d) Mu	nort notes on any four of the following steps in Standard RCA cycle during rication of MESFET ctronics package reliability ltigate device structures es of Thin Film Deposition	ng. wafer cleaning	20